Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Seebacher, Ehrenfried
add a person with the name Seebacher, Ehrenfried
 

Other publications of authors with the same name

Using CAD Tool for Substrate Parasitic Modeling in Smart Power Technology., , , , , , , and . IEEE Trans. on Circuits and Systems, 63-I (12): 2323-2333 (2016)Analysis of substrate currents propagation in HVCMOS technology., , , , , and . ESSDERC, page 319-322. IEEE, (2016)Scalable High Voltage CMOS technology for Smart Power and sensor applications., , , , , , , , , and . Elektrotechnik und Informationstechnik, 125 (4): 109-117 (2008)Towards automatic diagnosis of minority carriers propagation problems in HV/HT automotive smart power ICs., , , , , , , , , and . DATE, page 265-268. IEEE, (2016)An analytical approach for physical modeling of hot-carrier induced degradation., , , , , , , , and . Microelectronics Reliability, 51 (9-11): 1525-1529 (2011)Interface traps density-of-states as a vital component for hot-carrier degradation modeling., , , , , , , , , and 4 other author(s). Microelectronics Reliability, 50 (9-11): 1267-1272 (2010)Modeling of dynamic trap density increase for aging simulation of any MOSFET circuits., , , , , , , , , and 1 other author(s). ESSDERC, page 192-195. IEEE, (2017)