PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Mao, Manqing"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System.

, , and . IEEE Trans. VLSI Syst., 26 (7): 1290-1300 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mao, Manqing
add a person with the name Mao, Manqing
 

Other publications of authors with the same name

A Versatile ReRAM-based Accelerator for Convolutional Neural Networks., , , , and . SiPS, page 211-216. IEEE, (2018)Programming strategies to improve energy efficiency and reliability of ReRAM memory systems., , , and . SiPS, page 1-6. IEEE, (2015)MAX2: An ReRAM-Based Neural Network Accelerator That Maximizes Data Reuse and Area Utilization., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (2): 398-410 (2019)Cost-Effective Design Solutions for Enhancing PRAM Reliability and Performance., , , and . IEEE Trans. Multi-Scale Computing Systems, 3 (1): 1-11 (2017)Low cost ECC schemes for improving the reliability of DRAM+PRAMMAIN memory systems., , , , and . SiPS, page 139-144. IEEE, (2014)Design and Analysis of Energy-Efficient and Reliable 3-D ReRAM Cross-Point Array System., , and . IEEE Trans. VLSI Syst., 26 (7): 1290-1300 (2018)Optimizing Latency, Energy, and Reliability of 1T1R ReRAM Through Cross-Layer Techniques., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (3): 352-363 (2016)Optimizing latency, energy, and reliability of 1T1R ReRAM through appropriate voltage settings., , , and . ICCD, page 359-366. IEEE Computer Society, (2015)A Deep Q-Learning Approach for Dynamic Management of Heterogeneous Processors., , , , and . IEEE Comput. Archit. Lett., 18 (1): 14-17 (2019)