PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Papadimitriou, George"

Author of the publication

copydeleteadd this publication to your clipboard
Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs.

, , and . HPCA, page 133-146. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

George Basem Fouad Eskandar University of Stuttgart

 

Other publications of authors with the same name

Microprocessor reliability-performance tradeoffs assessment at the microarchitecture level., , , , and . VTS, page 1-6. IEEE Computer Society, (2016)Unveiling difficult bugs in address translation caching arrays for effective post-silicon validation., , , , , , and . ICCD, page 544-551. IEEE Computer Society, (2016)The Evolution of the Pegasus Workflow Management Software., , , , , , and . Computing in Science and Engineering, 21 (4): 22-36 (2019)DEPTH TOOLKIT: A Web-Based Tool for Designing and Executing Usability Evaluations of E-Sites Based on Design Patterns., , , and . HCI (1), volume 4550 of Lecture Notes in Computer Science, page 453-462. Springer, (2007)Measuring and Exploiting Guardbands of Server-Grade ARMv8 CPU Cores and DRAMs., , , , , , , , , and 2 other author(s). DSN Workshops, page 6-9. IEEE Computer Society, (2018)Assessing the Effects of Low Voltage in Branch Prediction Units., , , , and . ISPASS, page 127-136. IEEE, (2019)Measuring the impact of burst buffers on data-intensive scientific workflows., , , , and . Future Generation Comp. Syst., (2019)Statistical Analysis of Multicore CPUs Operation in Scaled Voltage Conditions., , , and . IEEE Comput. Archit. Lett., 17 (2): 109-112 (2018)Characterizing Soft Error Vulnerability of CPUs Across Compiler Optimizations and Microarchitectures., and . IISWC, page 113-124. IEEE, (2021)Boosting Microprocessor Efficiency: Circuit- and Workload-Aware Assessment of Timing Errors., , , and . IISWC, page 125-137. IEEE, (2021)