Author of the publication

Timing Analysis of Safety-Critical Automotive Software: The AUTOSAFE Tool Flow.

, , , , , , , and . APSEC, page 385-392. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Abstraction of word-level linear arithmetic functions from bit-level component descriptions., , , , and . DATE, page 4-8. IEEE Computer Society, (2001)A model-based hybrid evolutionary algorithm for fast yield-inclusive design space exploration of analog circuits., , and . ISCAS, IEEE, (2006)A Low-Overhead Partition-Oriented ERfair Scheduler for Hard Real-Time Embedded Systems., , , and . Embedded Systems Letters, 3 (1): 5-8 (2011)A dynamic assertion-based verification platform for validation of UML designs., , , , , and . ACM SIGSOFT Software Engineering Notes, 37 (1): 1-14 (2012)The BUSpec platform for automated generation of verification aids for standard bus protocols., , , and . MEMOCODE, page 119-128. IEEE Computer Society, (2004)Satisfiability Models for Maximum Transition Power., , and . IEEE Trans. VLSI Syst., 16 (8): 941-951 (2008)SAT based timing analysis for fixed and rise/fall gate delay models., , and . Integration, 45 (4): 357-364 (2012)Formal Methods for Early Analysis of Functional Reliability in Component-Based Embedded Applications., , , , and . Embedded Systems Letters, 5 (1): 8-11 (2013)Adaptive parameter control of evolutionary algorithms to improve quality-time trade-off., , and . Appl. Soft Comput., 9 (2): 527-540 (2009)SystemC Modeling and Validation of A RISC Processor System., , , , , and . FDL, page 189-197. ECSI, (2006)