PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Paul, Somnath"

Author of the publication

copydeleteadd this publication to your clipboard
An energy harvesting wireless sensor node for IoT systems featuring a near-threshold voltage IA-32 microcontroller in 14nm tri-gate CMOS.

, , , , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Somnath Bhattacharya University of Stuttgart

PD Dr. Simon Paulus University of Stuttgart

Prof. Dr. Paul Keller University of Stuttgart

Paul Betz University of Stuttgart

Moritz Paul University of Stuttgart

 

Other publications of authors with the same name

MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications., , , , and . IEEE Trans. VLSI Syst., 23 (6): 1005-1016 (2015)On the Maximal Distance spectral radius in a Class of bicyclic Graphs.. Discrete Math., Alg. and Appl., (2012)Exploring Spin Transfer Torque Devices for Unconventional Computing., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 5 (1): 5-16 (2015)Small-footprint Spiking Neural Networks for Power-efficient Keyword Spotting., , , , , and . BioCAS, page 1-4. IEEE, (2018)Multiple-Parameter Side-Channel Analysis: A Non-invasive Hardware Trojan Detection Approach., , , , , , , and . HOST, page 13-18. IEEE Computer Society, (2010)The spectra of a new join of graphs.. Discrete Math., Alg. and Appl., 10 (6): 1850074:1-1850074:15 (2018)An Improved g m /I D Methodology for Ultra-Low-Power Nano-Scale CMOS OTA Design., , and . VDAT, volume 382 of Communications in Computer and Information Science, page 128-137. Springer, (2013)Width-Aware Fine-Grained Dynamic Supply Gating: A Design Methodology for Low-Power Datapath and Memory., , and . VLSI Design, page 340-345. IEEE Computer Society, (2012)Computing with nanoscale memory: Model and architecture., and . NANOARCH, page 1-6. IEEE Computer Society, (2009)Defect-Aware Configurable Computing in Nanoscale Crossbar for Improved Yield., , and . IOLTS, page 29-36. IEEE Computer Society, (2007)