Author of the publication

Interconnect crosstalk noise evaluation in deep-submicron technologies.

, , , , and . Microelectronics Reliability, 49 (2): 170-177 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A NoC-Based High Performance Deadlock Avoidance Routing Algorithm., , and . IMSCCS, page 140-143. IEEE Computer Society, (2008)A Novel Approach to High-Level Property Checking Using Wu's Method., , and . DELTA, page 576-580. IEEE Computer Society, (2008)An Advanced Timing Characterization Method Considering Global False Path., , and . IMSCCS (2), page 776-779. IEEE Computer Society, (2006)0-7695-2581-4.A Novel Method for All Solutions SAT Problem., , and . SNPD, page 41-45. IEEE Computer Society, (2008)Variable Topology Cartesian Genetic Programming for Combinational Circuit., , and . ICNC (7), page 306-310. IEEE Computer Society, (2008)Process Algebra Based SoC Test Scheduling for Test Time Minimization., , , and . ISVLSI, page 134-138. IEEE Computer Society, (2008)A new method of solving kernels in algebraic decomposition for the synthesis of logic cell array., , and . J. Comput. Sci. Technol., 10 (6): 569-573 (1995)Test response reuse-based SoC core test compression and test scheduling for test application time minimization., , , and . Microelectronics Journal, 39 (12): 1704-1709 (2008)Formal verification of high-level data-flow synthesis designs using relational modeling and symbolic computation., , and . Integration, 43 (1): 101-112 (2010)Hybrid SAT Solver Considering Circuit Observability., , and . ICYCS, page 65-70. IEEE Computer Society, (2008)