PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bertogna, Marko"

Author of the publication

copydeleteadd this publication to your clipboard
Global and Partitioned Multiprocessor Fixed Priority Scheduling with Deferred Preemption.

, , , , , and . ACM Trans. Embedded Comput. Syst., 14 (3): 47:1-47:28 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marko Szcesny University of Stuttgart

Dr. -Ing. Marko Wieland University of Stuttgart

Theodoros Markou University of Stuttgart

Marko Djuric University of Stuttgart

Dr. Marko Skugor University of Stuttgart

 

Other publications of authors with the same name

EDZL scheduling analysis., , and . Real-Time Systems, 40 (3): 264-289 (2008)Resource holding times: computation and optimization., , and . Real-Time Systems, 41 (2): 87-117 (2009)Feasibility Analysis under Fixed Priority Scheduling with Fixed Preemption Points., , and . RTCSA, page 71-80. IEEE Computer Society, (2010)Preemption Points Placement for Sporadic Task Sets., , , , , and . ECRTS, page 251-260. IEEE Computer Society, (2010)Global and Partitioned Multiprocessor Fixed Priority Scheduling with Deferred Preemption., , , , , and . ACM Trans. Embedded Comput. Syst., 14 (3): 47:1-47:28 (2015)A C-DAG task model for scheduling complex real-time tasks on heterogeneous platforms: preemption matters., , , , and . CoRR, (2019)Schedulability Analysis of Conditional Parallel Task Graphs in Multicore Systems., , , , and . IEEE Trans. Computers, 66 (2): 339-353 (2017)Big Data Analytics for Smart Cities: The H2020 CLASS Project., , , , , and . SYSTOR, page 130. ACM, (2018)Supporting Component-Based Development in Partitioned Multiprocessor Real-Time Systems., , and . ECRTS, page 269-280. IEEE Computer Society, (2015)Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems., , , , , and . RTAS, page 1-14. IEEE, (2019)