Author of the publication

Efficient and scalable CGRA-based implementation of Column-wise Givens Rotation.

, , , , and . ASAP, page 188-189. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Exploiting architecture description language for diverse IP synthesis in heterogeneous MPSoC., , and . ReConFig, page 1-6. IEEE, (2013)Scalable and energy-efficient reconfigurable accelerator for column-wise givens rotation., , , , and . VLSI-SoC, page 1-6. IEEE, (2014)CoARX: a coprocessor for ARX-based cryptographic algorithms., , , , and . DAC, page 133:1-133:10. ACM, (2013)Design and synthesis of reconfigurable control-flow structures for CGRA., , , , , and . ReConFig, page 1-8. IEEE, (2015)Design and analysis of layered coarse-grained reconfigurable architecture., , and . ReConFig, page 1-6. IEEE, (2012)Hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array., , , , , and . DATE, page 535-540. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Efficient and scalable CGRA-based implementation of Column-wise Givens Rotation., , , , and . ASAP, page 188-189. IEEE Computer Society, (2014)Force-directed scheduling for Data Flow Graph mapping on Coarse-Grained Reconfigurable Architectures., , and . ReConFig, page 1-8. IEEE, (2014)Exploiting scalable CGRA mapping of LU for energy efficiency using the Layers architecture., , , , and . VLSI-SoC, page 337-342. IEEE, (2015)Modeling, analysis and exploration of layers: A 3D computing architecture.. VLSI-SoC, page 159-160. IEEE, (2014)