Author of the publication

Selective Body Biasing for Post-Silicon Tuning of Sub-Threshold Designs: An Adaptive Filtering Approach.

, , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (5): 713-725 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Selective body biasing for post-silicon tuning of sub-threshold designs: A semi-infinite programming approach with Incremental Hypercubic Sampling., , , , , , and . Integration, (2016)Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (11): 2097-2101 (2008)Power delivery network design for wiring and TSV resource minimization in TSV-based 3-D ICs., , , , and . VLSI-DAT, page 1-4. IEEE, (2013)Benchmarking for research in power delivery networks of three-dimensional integrated circuits., , , , , , , , and . ISPD, page 17-24. ACM, (2013)Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells., , , , , , , , and . IEEE Trans. on Circuits and Systems, 61-II (12): 947-951 (2014)Methodology of exploring ESL/RTL many-core platforms for developing embedded parallel applications., , , , , , and . SoCC, page 286-291. IEEE, (2014)A 0.48V 0.57nJ/pixel video-recording SoC in 65nm CMOS., , , , , , , , , and 8 other author(s). ISSCC, page 158-159. IEEE, (2013)Reliable Power Delivery System Design for Three-Dimensional Integrated Circuits (3D ICs)., , , , , and . ISVLSI, page 356-361. IEEE Computer Society, (2012)Capturing the phantom of the power grid - on the runtime adaptive techniques for noise reduction., , , , , and . ASP-DAC, page 640-645. IEEE, (2012)Cost-Effective TAP-Controlled Serialized Compressed Scan Architecture for 3D Stacked ICs., , , , , , and . Asian Test Symposium, page 107-108. IEEE Computer Society, (2013)