Author of the publication

Fault diagnosis of odd-even sorting networks.

, , , and . Asian Test Symposium, page 288-. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Placement Optimization for Yield Improvement of Switched-Capacitor Analog Integrated Circuits., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (2): 313-318 (2010)Yield-award placement optimization for Switched-Capacitor analog integrated circuits., , , and . SoCC, page 170-173. IEEE, (2011)Adaptive Encoding Scheme for Test Volume/Time Reduction in SoC Scan Testing., , and . Asian Test Symposium, page 324-329. IEEE Computer Society, (2005)Fanout fault analysis for digital logic circuits., , , and . Asian Test Symposium, page 33-39. IEEE Computer Society, (1995)Is IDDQ testing not applicable for deep submicron VLSI in year 2011?, , , and . Asian Test Symposium, page 338-343. IEEE Computer Society, (2000)Nested Quantization Index Modulation for Reversible Watermarking and Its Application to Healthcare Information Management Systems., , , , and . Comp. Math. Methods in Medicine, (2012)Fault Analysis on Two-Level (K+1)-Valued Logic Circuits., , and . ISMVL, page 181-188. IEEE Computer Society, (1992)TRANS: A Fast and Memory-Efficient Path Delay Fault Simulator., , and . EDAC-ETC-EUROASIC, page 508-512. IEEE Computer Society, (1994)Single-fault fault-collapsing analysis in sequential logic circuits., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 10 (12): 1559-1568 (1991)Identifying Untestable Faults in Sequential Circuits., , and . IEEE Design & Test of Computers, 12 (3): 14-23 (1995)