PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Liu, Bao"

Author of the publication

copydeleteadd this publication to your clipboard
Minimum buffered routing with bounded capacitive load for slew rate and reliability control.

, , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 22 (3): 241-253 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Di Liu University of Stuttgart

Narrow inhomogeneous distribution of spin-active emitters in silicon carbide, , , , , , , , , and 7 other author(s). Applied physics letters, 118 (14): 144003 (2021)

Jan Liu University of Stuttgart

M.Sc. Zhuoran Liu University of Stuttgart

Anji Liu University of Stuttgart

Dexing Liu University of Stuttgart

 

Other publications of authors with the same name

A Schema for Multi-Signature Handling Based on Workflow Model., , , , and . IIH-MSP, page 378-381. IEEE Computer Society, (2009)Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs., and . IEEE Trans. VLSI Syst., 15 (11): 1284-1287 (2007)Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation., and . IEEE Trans. VLSI Syst., 23 (9): 1577-1590 (2015)Statistical Timing Analysis in the Presence of Signal-Integrity Effects., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (10): 1873-1877 (2007)Adaptive Vector Flow for Active Contour Model., , and . CCPR, volume 321 of Communications in Computer and Information Science, page 121-128. Springer, (2012)Analysis and extraction of parametric variation effects on microelectrofluidics-based biochips.. BMAS, page 60-65. IEEE, (2009)Intel LVS logic as a combinational logic paradigm in CNT technology., , , , , and . NANOARCH, page 77-81. IEEE Computer Society, (2010)Power/ground supply voltage variation-aware delay test pattern generation., , , and . VTS, page 1-6. IEEE Computer Society, (2014)Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture.. ASP-DAC, page 853-858. IEEE, (2009)Resilient and adaptive performance logic., , and . JETC, 8 (3): 22:1-22:16 (2012)