Author of the publication

Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells.

, , and . ITC, page 390-399. IEEE Computer Society, (1984)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Maximum Likelihood Estimation for Yield Analysis., and . DFT, page 149-158. IEEE Computer Society, (1996)Test sequence generation for controller verification and test with high coverage., and . ACM Trans. Design Autom. Electr. Syst., 11 (4): 916-938 (2006)Testing Finite State Machines Based on a Structural Coverage Metric ., and . ITC, page 773-780. IEEE Computer Society, (2002)Incorporating Physical Design-for-Test into Routing., and . ITC, page 685-693. IEEE Computer Society, (1997)A CMOS fault extractor for inductive fault analysis., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 7 (11): 1181-1194 (1988)Defect Classes - An Overdue Paradigm for CMOS IC., , , and . ITC, page 413-425. IEEE Computer Society, (1994)The Design of Easily Tastabel VLSI Array Multipliers., and . IEEE Trans. Computers, 33 (6): 554-560 (1984)Detection of Multiple Faults in Two-Dimensional ILAs., and . IEEE Trans. Computers, 45 (6): 741-746 (1996)A Study of Undetectable Non-Feedback Shorts for the Purpose of Physical-DFT., and . EDAC-ETC-EUROASIC, page 371-375. IEEE Computer Society, (1994)Charge-based fault simulation for CMOS network breaks., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 15 (12): 1555-1567 (1996)