Author of the publication

A 31.5dBm outphasing class-D power amplifier in 45nm CMOS with back-off efficiency enhancement by dynamic power control.

, , , , , , and . ESSCIRC, page 131-134. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Lakdawala, Hasnain
add a person with the name Lakdawala, Hasnain
 

Other publications of authors with the same name

A 31.5dBm outphasing class-D power amplifier in 45nm CMOS with back-off efficiency enhancement by dynamic power control., , , , , , and . ESSCIRC, page 131-134. IEEE, (2011)MEMS, biomedicals, and sensors., and . CICC, IEEE, (2009)A 1.05 V 1.6 mW, 0.45°C 3σ Resolution ΣΔ Based Temperature Sensor With Parasitic Resistance Compensation in 32 nm Digital CMOS Process., , , , and . J. Solid-State Circuits, 44 (12): 3621-3630 (2009)A 2.4-GHz 20-40-MHz Channel WLAN Digital Outphasing Transmitter Utilizing a Delay-Based Wideband Phase Modulator in 32-nm CMOS., , , , , , , , , and 3 other author(s). J. Solid-State Circuits, 47 (12): 3184-3196 (2012)Introduction to the Special Issue on the IEEE 2012 Custom Integrated Circuits Conference., and . J. Solid-State Circuits, 48 (8): 1769-1770 (2013)A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ΣΔ ADC in 0.13 µm CMOS., , , , and . J. Solid-State Circuits, 47 (5): 1141-1153 (2012)A 1.2 V 2.64 GS/s 8bit 39 mW skew-tolerant time-interleaved SAR ADC in 40 nm digital LP CMOS for 60 GHz WLAN., , , , , , , and . CICC, page 1-4. IEEE, (2014)Smart integrated temperature sensor - mixed-signal circuits and systems in 32-nm and beyond., and . CICC, page 1-8. IEEE, (2011)A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS., , , and . ISSCC, page 76-77. IEEE, (2009)A 1.05V 1.6mW 0.45°C 3σ-resolution ΔΣ-based temperature sensor with parasitic-resistance compensation in 32nm CMOS., , , , and . ISSCC, page 340-341. IEEE, (2009)