PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kim, Tony Tae-Hyoung"

Author of the publication

copydeleteadd this publication to your clipboard
Sensing Margin Enhancement Techniques for Ultra-Low-Voltage SRAMs Utilizing a Bitline-Boosting Current and Equalized Bitline Leakage.

, , , and . IEEE Trans. on Circuits and Systems, 59-II (12): 868-872 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kim Meliani University of Stuttgart

Joel Kimmich University of Stuttgart

Do Yeon Kim University of Stuttgart

Dr. Wolfgang Kimmerle University of Stuttgart

Dr. -Ing. Kim Riedmüller University of Stuttgart

 

Other publications of authors with the same name

On-chip reliability monitors for measuring circuit degradation., , , and . Microelectronics Reliability, 50 (8): 1039-1053 (2010)An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation., , and . IEEE Trans. VLSI Syst., 18 (6): 947-956 (2010)SRAM Array Structures for Energy Efficiency Enhancement., and . IEEE Trans. on Circuits and Systems, 60-II (6): 351-355 (2013)NBTI/PBTI-Aware WWL Voltage Control for Half-Selected Cell Stability Improvement., , , and . IEEE Trans. on Circuits and Systems, 60-II (9): 602-606 (2013)Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs., , and . IEEE Trans. VLSI Syst., 24 (6): 2165-2173 (2016)A 128-channel spike sorting processor featuring 0.175 µW and 0.0033 mm2 per channel in 65-nm CMOS., , , , and . VLSI Circuits, page 1-2. IEEE, (2016)0.77 fJ/bit/search Content Addressable Memory Using Small Match Line Swing and Automated Background Checking Scheme for Variation Tolerance., , , , , and . J. Solid-State Circuits, 49 (7): 1487-1498 (2014)A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing., , , and . J. Solid-State Circuits, 43 (2): 518-529 (2008)An Area Efficient 1024-Point Low Power Radix-22 FFT Processor With Feed-Forward Multiple Delay Commutators., and . IEEE Trans. on Circuits and Systems, 65-I (10): 3291-3299 (2018)An Ultralow-Voltage Sensor Node Processor With Diverse Hardware Acceleration and Cognitive Sampling for Intelligent Sensing., , , , , , , , , and 4 other author(s). IEEE Trans. on Circuits and Systems, 62-II (12): 1149-1153 (2015)