Author of the publication

Chip-level modeling and analysis of electrical masking of soft errors.

, , , and . VTS, page 1-6. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kiamehr, Saman
add a person with the name Kiamehr, Saman
 

Other publications of authors with the same name

Extending standard cell library for aging mitigation., , , and . IET Computers & Digital Techniques, 9 (4): 206-212 (2015)Analysis and optimization of flip-flops under process and runtime variations., , , and . ISQED, page 191-196. IEEE, (2015)Aging-aware logic synthesis., , , and . ICCAD, page 61-68. IEEE, (2013)Statistical analysis of BTI in the presence of process-induced voltage and temperature variations., , and . ASP-DAC, page 594-600. IEEE, (2013)Aging effects in FPGAs: an experimental analysis., , , , , and . FPL, page 1-4. IEEE, (2014)A cross-layer approach for resiliency and energy efficiency in near threshold computing., , , , and . ICCAD, page 71. ACM, (2016)Negative Bias Temperature Instability-Aware Instruction Scheduling: A Cross-Layer Approach., , , and . J. Low Power Electronics, 9 (4): 389-402 (2013)Layout-Aware Delay Variation Optimization for CNTFET-Based Circuits., , and . VLSI Design, page 393-398. IEEE Computer Society, (2014)Instruction-set extension under process variation and aging effects., , , and . DATE, page 182-187. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Incorporating the impacts of workload-dependent runtime variations into timing analysis., , , and . DATE, page 1022-1025. EDA Consortium San Jose, CA, USA / ACM DL, (2013)