Author of the publication

Low Cost Concurrent Error Masking Using Approximate Logic Circuits.

, and . IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (8): 1163-1176 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Mohanram, Kartik
add a person with the name Mohanram, Kartik
 

Other publications of authors with the same name

Closed-Form Simulation and Robustness Models for SEU-Tolerant Design.. VTS, page 327-333. IEEE Computer Society, (2005)Large power grid analysis using domain decomposition., , , and . DATE, page 27-32. European Design and Automation Association, Leuven, Belgium, (2006)Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits., , and . European Test Symposium, page 179-184. IEEE Computer Society, (2008)E3R: Energy Efficient Error Recovery for Multi/Triple-Level Cell Non-volatile Memories., and . VLSI Design, page 373-378. IEEE Computer Society, (2016)Two-Port PCM Architecture for Network Processing., , , , and . IEEE Trans. VLSI Syst., 23 (10): 2135-2148 (2015)Multi-port FinFET SRAM design., , and . ACM Great Lakes Symposium on VLSI, page 293-298. ACM, (2013)Flip-Mirror-Rotate: An Architecture for Bit-write Reduction and Wear Leveling in Non-volatile Memories., and . ACM Great Lakes Symposium on VLSI, page 221-224. ACM, (2015)ACME: advanced counter mode encryption for secure non-volatile memories., and . DAC, page 86:1-86:6. ACM, (2018)SECRET: smartly EnCRypted energy efficient non-volatile memories., , and . DAC, page 166:1-166:6. ACM, (2016)Technology exploration for graphene nanoribbon FETs., , , and . DAC, page 272-277. ACM, (2008)