Author of the publication

Architecture Design and Implementation of the Metric First List Sphere Detector Algorithm.

, , and . IEEE Trans. VLSI Syst., 19 (5): 895-899 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Truncated Online Arithmetic with Applications to Communication Systems., and . IEEE Trans. Computers, 55 (10): 1240-12529 (2006)Evaluating the reliability of prototype degradable systems., , and . Rel. Eng. & Sys. Safety, 72 (1): 9-20 (2001)Design Space Exploration for Real-Time Embedded Stream Processors., , and . IEEE Micro, 24 (4): 54-66 (2004)Fault residual generation via nonlinear analytical redundancy., , and . IEEE Trans. Contr. Sys. Techn., 13 (3): 452-458 (2005)Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder., and . Integration, 44 (4): 305-315 (2011)VLSI Implementation of the Multistage Detector for Next Generation Wideband CDMA Receivers., , , and . VLSI Signal Processing, 30 (1-3): 21-33 (2002)Configurable LDPC Decoder Architectures for Regular and Irregular Codes., , and . Signal Processing Systems, 53 (1-2): 73-88 (2008)Special Issue on ASAP 2004 Conference., , , and . VLSI Signal Processing, 49 (1): 1-2 (2007)Layered Dynamic Fault Detection and Tolerance for Robots., , and . ICRA (2), page 180-187. IEEE Computer Society Press, (1993)VLSI design of large-scale soft-output MIMO detection using conjugate gradients., , , and . ISCAS, page 1498-1501. IEEE, (2015)