Author of the publication

A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains.

, , , and . IEEE Trans. on Circuits and Systems, 57-II (7): 561-565 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On Reliability Trojan Injection and Detection., , and . J. Low Power Electronics, 8 (5): 674-683 (2012)Guest Editorial: Special Section on Äutonomous Silicon Validation and Testing of Microprocessors and Microprocessor-Based Systems"., , and . IEEE Trans. VLSI Syst., 15 (5): 493-494 (2007)A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains., , , and . IEEE Trans. on Circuits and Systems, 57-II (7): 561-565 (2010)On Symmetric Error Correcting and All Unidirectional Error Detecting Codes., and . IEEE Trans. Computers, 39 (6): 752-761 (1990)Self-Checking Comparator with One Periodic Output., , , and . IEEE Trans. Computers, 45 (3): 379-380 (1996)An Efficient Technique for Leakage Current Estimation in Nanoscaled CMOS Circuits Incorporating Self-Loading Effects., , , and . IEEE Trans. Computers, 59 (7): 922-932 (2010)On Testing Prebond Dies with Incomplete Clock Networks in a 3D IC Using DLLs., and . J. Electronic Testing, 28 (1): 93-101 (2012)On Detection of Resistive Bridging Defects by Low-Temperature and Low-Voltage Testing., , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 27 (2): 327-338 (2008)An Improved Soft-Error Rate Measurement Technique., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (4): 596-600 (2009)A Low Cost Scheme for Reducing Silent Data Corruption in Large Arithmetic Circuit., , and . DFT, page 343-351. IEEE Computer Society, (2008)