Author of the publication

A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS.

, , , , , , , , and . IEEE Trans. on Circuits and Systems, 65-II (11): 1534-1538 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

22.2 A 176-channel 0.5cm3 0.7g wireless implant for motor function recovery after spinal cord injury., , , , , , , , and . ISSCC, page 382-383. IEEE, (2016)A Single Layer 3-D Touch Sensing System for Mobile Devices Application., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 37 (2): 286-296 (2018)A Fully Integrated Wireless SoC for Motor Function Recovery After Spinal Cord Injury., , , , , , , , , and 2 other author(s). IEEE Trans. Biomed. Circuits and Systems, 11 (3): 497-509 (2017)A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things., , , , , , and . IEEE Trans. on Circuits and Systems, 65-I (1): 198-208 (2018)A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS., , , , , , , , and . IEEE Trans. on Circuits and Systems, 65-II (11): 1534-1538 (2018)14.9 Sub-sampling all-digital fractional-N frequency synthesizer with -111dBc/Hz in-band phase noise and an FOM of -242dB., , , , , , , , , and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)Digital PLL for phase noise cancellation in ring oscillator-based I/Q receivers., , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)An 8-bit 10-GHz 21-mW Time-Interleaved SAR ADC With Grouped DAC Capacitors and Dual-Path Bootstrapped Switch., , , , , , , and . ESSCIRC, page 83-86. IEEE, (2019)A low-overhead self-healing embedded system for ensuring high yield and long-term sustainability of 60GHz 4Gb/s radio-on-a-chip., , , , , , , , , and 8 other author(s). ISSCC, page 316-318. IEEE, (2012)DPLL for Phase Noise Cancellation in Ring Oscillator-Based Quadrature Receivers., , , , , and . J. Solid-State Circuits, 52 (4): 1134-1143 (2017)