PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Shi, Weiping"

Author of the publication

copydeleteadd this publication to your clipboard
A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects.

, , , , and . ASP-DAC, page 450-455. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Abhishekkumar Shingala University of Stuttgart

Elizaveta Shishova University of Stuttgart

Laina Shipingana University of Stuttgart

Ji Eun Shin University of Stuttgart

Seiko Shiraki University of Stuttgart

 

Other publications of authors with the same name

Numerical simulation of viscous flow over non-smooth surfaces., , and . Computers & Mathematics with Applications, 61 (12): 3703-3710 (2011)Sparse transformations and preconditioners for 3-D capacitance extraction., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 24 (9): 1420-1426 (2005)Path-Based Buffer Insertion., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (7): 1346-1355 (2007)A General Method to Design and Reconfigure Loop-Based Linear Arrays.. DFT, page 221-229. IEEE Computer Society, (1994)The impact of BEOL lithography effects on the SRAM cell performance and yield., , , , , , and . ISQED, page 607-612. IEEE Computer Society, (2009)A Circuit Level Fault Model for Resistive Opens and Bridges., , , , and . VTS, page 379-384. IEEE Computer Society, (2003)Static Compaction of Delay Tests Considering Power Supply Noise., , , , , , and . VTS, page 235-240. IEEE Computer Society, (2005)Optimal Structural Diagnosis of Wiring Networks., and . FTCS, page 162-171. IEEE Computer Society, (1997)Fast 3-D Capacitance Extraction by Inexact Factorization and Reduction., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 2282-2286 (2006)Process variation dimension reduction based on SVD., , and . ISCAS (4), page 672-675. IEEE, (2003)