Author of the publication

Retiming for wire pipelining in system-on-chip.

, and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (9): 1338-1345 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

BDD Based Procedures for a Theory of Equality with Uninterpreted Functions., , , , and . Formal Methods in System Design, 22 (3): 205-224 (2003)A Timing-Dependent Power Estimation Framework Considering Coupling., , , and . IEEE Trans. VLSI Syst., 17 (6): 843-847 (2009)Spraying trajectory Planning for outer-Horn surface with two patches based on continuous varied Dip-angle., , , , and . I. J. Robotics and Automation, (2018)Memristor-Based Clock Design and Optimization with In-Situ Tunability., , and . ISVLSI, page 427-432. IEEE Computer Society, (2017)Efficient minimum spanning tree construction without Delaunay triangulation., , and . ASP-DAC, page 192-197. ACM, (2001)Yield driven gate sizing for coupling-noise reduction under uncertainty., and . ASP-DAC, page 192-197. ACM Press, (2005)BeSAT: behavioral SAT-based attack on cyclic logic encryption., , , , , and . ASP-DAC, page 657-662. ACM, (2019)An efficient method for gradient-aware dummy fill synthesis., , , , and . Integration, 46 (3): 301-309 (2013)Efficient algorithms for buffer insertion in general circuits based on network flow., and . ICCAD, page 322-326. IEEE Computer Society, (2005)Crosstalk-Constrained Maze Routing Based on Lagrangian Relaxation., and . ICCD, page 628-633. IEEE Computer Society, (1997)