PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chen, Tsung-Hao"

Author of the publication

copydeleteadd this publication to your clipboard
PODEA: Power delivery efficient analysis with realizable model reduction.

, , and . ISCAS (4), page 608-611. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hong Chen University of Stuttgart

Xiang Hao University of Stuttgart

Yiyin Chen University of Stuttgart

Jun Chen University of Stuttgart

Hao Lu University of Stuttgart

 

Other publications of authors with the same name

Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods., and . DAC, page 559-562. ACM, (2001)SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation., , and . ICCAD, page 786-792. IEEE Computer Society / ACM, (2003)INDUCTWISE: inductance-wise interconnect simulator and extractor., , , and . ICCAD, page 215-220. ACM / IEEE Computer Society, (2002)HiSIM: hierarchical interconnect-centric circuit simulator., , and . ICCAD, page 489-496. IEEE Computer Society / ACM, (2004)PODEA: Power delivery efficient analysis with realizable model reduction., , and . ISCAS (4), page 608-611. IEEE, (2003)Efficient design-specific worst-case corner extraction for integrated circuits., , , and . DAC, page 386-389. ACM, (2009)Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression., , , and . DAC, page 897-902. ACM, (2010)Frequency-dependent reluctance extraction., , and . ASP-DAC, page 792-797. IEEE Computer Society, (2004)HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery., , , and . DAC, page 379-384. ACM, (2002)Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing., , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 23 (4): 565-572 (2004)