PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Koren, Israel"

Author of the publication

copydeleteadd this publication to your clipboard
Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures.

, , , and . Proceedings of the IEEE, 100 (11): 3056-3076 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Koren, Israel
add a person with the name Koren, Israel
 

Other publications of authors with the same name

Constant-Time Addition and Simultaneous Format Conversion Based on Redundant Binary Representations., , and . IEEE Trans. Computers, 50 (11): 1267-1278 (2001)On Switching Policies for Modular Redundancy Fault-Tolerant Computing Systems., and . IEEE Trans. Computers, 36 (9): 1052-1062 (1987)Diagnosis of Intermittent Faults in Combinational Networks., and . IEEE Trans. Computers, 26 (11): 1154-1158 (1977)Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating., and . IEEE Trans. VLSI Syst., 22 (4): 771-778 (2014)Importance Sampling to Evaluate Real-time System Reliability: A Case Study., , and . Simulation, 76 (3): 172-182 (2001)Optimal Aspect Ratios of Building Blocks in VLSI., , and . DAC, page 66-72. (1988)Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures., , , and . Proceedings of the IEEE, 100 (11): 3056-3076 (2012)A Mean Analysis Multiprocessor Model Incorporating Superscalar Processors and Latency Tolerating Techniques., and . International Journal of Parallel Programming, 24 (3): 235-264 (1996)Intermediate Variable Encodings that Enable Multiplexor-Based Implementations of Two Operand Addition., and . IEEE Symposium on Computer Arithmetic, page 22-29. IEEE Computer Society, (1999)The design of a 64-bit integer multiplier/divider unit., , and . IEEE Symposium on Computer Arithmetic, page 171-178. IEEE Computer Society/, (1993)