Author of the publication

Modeling STI Edge Parasitic Current for Accurate Circuit Simulations.

, , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (8): 1291-1294 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Khandelwal, Sourabh
add a person with the name Khandelwal, Sourabh
 

Other publications of authors with the same name

Analog Neuromorphic System Based on Multi Input Floating Gate MOS Neuron Model., , , and . ISCAS, page 1-5. IEEE, (2019)Characterization and Modeling of the Impact of the Substrate Potential in the Dynamic and Static Behavior of Power GaN-on-Si HEMTs, , and . 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL), Piscataway, NJ, IEEE, (2018)Modeling STI Edge Parasitic Current for Accurate Circuit Simulations., , , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 34 (8): 1291-1294 (2015)AC to variable DC(buck and boost) modular multilevel converter using half bridge and full bridge cells., , and . ICIT, page 257-262. IEEE, (2016)BSIM - Industry standard compact MOSFET models., , , , , , , and . ESSCIRC, page 30-33. IEEE, (2012)A compact charge-based physical model for AlGaN/GaN HEMTs., , , and . RWS, page 274-276. IEEE, (2013)Full chip power benefits with negative capacitance FETs., , , , , and . ISLPED, page 1-6. IEEE, (2017)BSIM-CMG: Standard FinFET compact model for advanced circuit design., , , , , , , and . ESSCIRC, page 196-201. IEEE, (2015)Thermal resistance modeling in FDSOI transistors with industry standard model BSIM-IMG., , , , , , and . Microelectronics Journal, (2016)Modeling of High Frequency Noise in SOI MOSFETs., , , , and . VLSI Design, page 212-217. IEEE Computer Society, (2010)