Author of the publication

Techniques for Efficient Processing in Runahead Execution Engines.

, , and . ISCA, page 370-381. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Analysis of the Performance Impact of Wrong-Path Memory References on Out-of-Order and Runahead Execution Processors., , , and . IEEE Trans. Computers, 54 (12): 1556-1571 (2005)Checkpoint Repair for High-Performance Out-of-Order Execution Machines., and . IEEE Trans. Computers, 36 (12): 1496-1514 (1987)Highest performance computing machines.. Microprocessing and Microprogramming, 35 (1-5): 1 (1992)Diverge-Merge Processor: Generalized and Energy-Efficient Dynamic Predication., , , and . IEEE Micro, 27 (1): 94-104 (2007)Wish Branches: Enabling Adaptive and Aggressive Predicated Execution., , , and . IEEE Micro, 26 (1): 48-58 (2006)The future of simulation: A field of dreams., , , and . ISPASS, page 169. IEEE Computer Society, (2004)Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?. ISCA, page 2. IEEE Computer Society, (2006)Alternative implementations of Prolog: the microarchitecture perspective.. IEEE Trans. Systems, Man, and Cybernetics, 19 (4): 693-698 (1989)Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution., , , and . International Journal of Parallel Programming, 25 (5): 363-383 (1997)Enhancing instruction scheduling with a block-structured ISA., and . International Journal of Parallel Programming, 23 (3): 221-243 (1995)