Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.

Y. Ye, J. Xu, B. Huang, X. Wu, W. Zhang, X. Wang, M. Nikdast, Z. Wang, W. Liu, and Z. Wang. IEEE Trans. on CAD of Integrated Circuits and Systems, 32 (4): 584-596 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ye Feng University of Stuttgart

Weizhou Ye University of Stuttgart

Other publications of authors with the same name

A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC.W. Liu, J. Xu, X. Wang, Y. Wang, W. Zhang, Y. Ye, X. Wu, M. Nikdast, and Z. Wang. ISVLSI, page 260-265. IEEE Computer Society, (2011)A Hierarchical Hybrid Optical-Electronic Network-on-Chip.M. Hung, Y. Ye, X. Wu, W. Zhang, W. Liu, and J. Xu. ISVLSI, page 327-332. IEEE Computer Society, (2010)A thermal-sensitive design of a 3D torus-based optical NoC architecture.Y. Ye, and Z. Zhang. Integration, (2019)Communication optimization for thermal reliable optical network-on-chip: work-in-progress.M. Li, W. Liu, L. Yang, Y. Xie, Y. Ye, and N. Guan. CODES+ISSS, page 3. IEEE / ACM, (2018)System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.Y. Ye, J. Xu, X. Wu, W. Zhang, X. Wang, M. Nikdast, Z. Wang, and W. Liu. IEEE Trans. VLSI Syst., 21 (2): 292-305 (2013)System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip.Y. Ye, Z. Wang, P. Yang, J. Xu, X. Wu, X. Wang, M. Nikdast, Z. Wang, and L. Duong. IEEE Trans. on CAD of Integrated Circuits and Systems, 33 (11): 1718-1731 (2014)A Learning-Based Thermal-Sensitive Power Optimization Approach for Optical NoCs.Z. Zhang, and Y. Ye. JETC, 14 (2): 21 (2018)Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems.W. Liu, Z. Gu, J. Xu, X. Wu, and Y. Ye. IEEE Trans. Parallel Distrib. Syst., 22 (8): 1382-1389 (2011)Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC.X. Wang, J. Xu, W. Zhang, X. Wu, Y. Ye, Z. Wang, M. Nikdast, and Z. Wang. IEEE Trans. VLSI Syst., 23 (2): 266-279 (2015)3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC).Y. Ye, L. Duan, J. Xu, J. Ouyang, M. Hung, and Y. Xie. 3DIC, page 1-6. IEEE, (2009)

PUMA

Disambiguation of "Ye, Yaoyao"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.

Please choose a person to relate this publication to

Ye Feng University of Stuttgart

Weizhou Ye University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Ye, Yaoyao"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.

Please choose a person to relate this publication to

Ye Feng University of Stuttgart

Weizhou Ye University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.