PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "David, Raphaël"

Author of the publication

copydeleteadd this publication to your clipboard
Graphic rendering application profiling on a shared memory MPSOC architecture.

, , , and . DASIP, page 115-121. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Raphael Vogler University of Stuttgart

Dr. Marie Davidova University of Stuttgart

Raphael Menges University of Stuttgart

Raphael Rohrmüller University of Stuttgart

Raphael Leiteritz University of Stuttgart

 

Other publications of authors with the same name

Hierarchical Network-on-Chip for Embedded Many-Core Architectures., , , and . NOCS, page 189-196. IEEE Computer Society, (2010)SESAM extension for fast MPSoC architectural exploration and dynamic streaming applications., , , , , and . VLSI-SoC, page 341-346. IEEE, (2010)Impact of power management on temperature and reliability evolution for an embedded many-core architecture., , , and . ARCS Workshops, VDE-Verlag, (2011)A small footprint interleaved multithreaded processor for embedded systems., , , , , , and . ICECS, page 685-690. IEEE, (2011)Reconfiguration Level Analysis of FFT / FIR Units in Wireless Telecommunication Systems., , , and . DSD, page 575-581. IEEE Computer Society, (2009)A Dynamically Reconfigurable Architecture for Low-Power Multimedia Terminals., , , and . VLSI-SOC, volume 218 of IFIP Conference Proceedings, page 51-62. Kluwer, (2001)DART: A Dynamically Reconfigurable Architecture Dealing with Future Mobile Telecommunications Constraints., , , and . IPDPS, IEEE Computer Society, (2002)DART: A Functional-Level Reconfigurable Architecture for High Energy Efficiency., , and . EURASIP J. Emb. Sys., (2008)Architectures reconfigurable et faible consommation. Réalité ou prospective ?, and . Technique et Science Informatiques, 26 (5): 595-621 (2007)SCMP architecture: an asymmetric multiprocessor system-on-chip for dynamic applications., and . IFMT, page 6:1-6:12. ACM, (2010)