Author of the publication

Multi-Dimensional Circuit and Micro-Architecture Level Optimization.

, , , , and . ISQED, page 275-280. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Temperature-Aware Computer Systems: Opportunities and Challenges., , , , , and . IEEE Micro, 23 (6): 52-61 (2003)Using Intradisk Parallelism to Build Energy-Efficient Storage Systems., , and . IEEE Micro, 29 (1): 50-61 (2009)Accurate, Pre-RTL Temperature-Aware Design Using a Parameterized, Geometric Thermal Model., , , , and . IEEE Trans. Computers, 57 (9): 1277-1288 (2008)Interconnect Lifetime Prediction for Reliability-Aware Systems., , , , and . IEEE Trans. VLSI Syst., 15 (2): 159-172 (2007)A Case for Thermal-Aware Floorplanning at the Microarchitectural Level., , , and . J. Instruction-Level Parallelism, (2005)Analog VLSI for robot path planning., , , and . VLSI Signal Processing, 8 (1): 61-73 (1994)Dual-Data Rate Transpose-Memory Architecture Improves the Performance, Power and Area of Signal-Processing Systems., , , , and . Signal Processing Systems, 88 (2): 167-184 (2017)A new taxonomy for reconfigurable prefix adders., and . ISCAS, page 1227-1230. IEEE, (2012)The Selective Pull-Up (SP) Noise Immunity Scheme for Dynamic Circuits., and . DATE, page 1106. IEEE Computer Society, (2002)FlashPower: A detailed power model for NAND flash memory., , and . DATE, page 502-507. IEEE, (2010)