PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Krieger, Rolf"

Author of the publication

copydeleteadd this publication to your clipboard
Such- und Klassifizierungsstrategien in elektronischen Produktkatalogen.

, , , , and . Wirtschaftsinformatik (1), page 405-424. Physica-Verlag, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

PD Dr. Rolf Brack University of Stuttgart

Rolf Beißwanger University of Stuttgart

PD Dr. Michael Rolf Schweikert University of Stuttgart

Dr. -Ing. Rolf Stierle University of Stuttgart

Dr. Rolf Bauer University of Stuttgart

 

Other publications of authors with the same name

An Environmental Information Search Assistant based on the Google Web APIs Service., , and . ITEE, page 119-128. Shaker Verlag, (2005)Über OBDDs und ihre Anwendung in der Testbarkeitsanalyse.. Goethe University Frankfurt, Frankfurt am Main, Germany, (1994)Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy., , and . DAC, page 339-344. ACM Press, (1995)Web Usage Analysis for Assessing and Improving Metadata Quality., , , and . EnviroInfo, page 593. Shaker Verlag, Aachen, (2006)On Optimizing BIST-Architecture by Using OBDD-based Approaches and Genetic Algorithms., , , and . VTS, page 426-433. IEEE Computer Society, (1997)Process Models and Software Components for Electronic Marketplaces of Used Products., , and . EnviroInfo (1), page 274-282. Editions du Tricorne, Geneva, (2004)Adaption von Information Retrieval-Verfahren zur automatisierten Produktsuche und -klassifikation., , , , and . GI Jahrestagung (2), volume P-35 of LNI, page 280-285. GI, (2003)Hybrid Fault Simulation for Synchronous Sequential Circuits., , and . J. Electronic Testing, 15 (3): 219-238 (1999)A Fast Optimal Robust Path Delay Fault Testable Adder., , , and . ED&TC, page 491-499. IEEE Computer Society, (1996)Fast fault simulation in combinational circuits: an efficient data structure, dynamic dominators and refined check-up., , and . EURO-DAC, page 436-441. IEEE Computer Society Press, (1992)