Author of the publication

Leakage current reduction by new technique in standby mode.

, , , , and . ACM Great Lakes Symposium on VLSI, page 158-161. ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A new merit function for custom instruction selection under an area budget constraint., , , , and . Design Autom. for Emb. Sys., 17 (1): 1-25 (2013)An accurate analytical I-V model for sub-90-nm MOSFETs and its application to read static noise margin modeling., , , and . Journal of Zhejiang University - Science C, 13 (1): 58-70 (2012)Scan-Based Structure with Reduced Static and Dynamic Power Consumption., , , , and . J. Low Power Electronics, 2 (3): 477-487 (2006)Dynamic power management with fuzzy decision support system., and . IEICE Electronic Express, 5 (19): 789-795 (2008)Comparative study of asynchronous pipeline design methods., , , and . IEICE Electronic Express, 3 (8): 163-171 (2006)An efficient network on-chip architecture based on isolating local and non-local communications., , , and . DATE, page 350-353. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An efficent dynamic multicast routing protocol for distributing traffic in NOCs., , , , , , and . DATE, page 1064-1069. IEEE, (2009)Low Power Combinational Multipliers using Data-driven Signal Gating., and . APCCAS, page 1430-1433. IEEE, (2006)An Efficient Clocking Scheme for On-Chip Communications., , , and . APCCAS, page 119-122. IEEE, (2006)BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture., , and . IEEE Trans. VLSI Syst., 17 (2): 302-306 (2009)