Author of the publication

Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs.

, , and . PRIME, page 229-232. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Comparative analysis of yield optimized pulsed flip-flops., , , , and . Microelectronics Reliability, 52 (8): 1679-1689 (2012)Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs., , and . IEEE Trans. VLSI Syst., 23 (2): 388-391 (2015)Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator., and . IEEE Trans. on Circuits and Systems, 55-II (12): 1239-1243 (2008)Efficient Reconfigurable Manchester Adders for Low-power Media Processing., and . Journal of Circuits, Systems, and Computers, 14 (1): 57-64 (2005)A low-power sub-nanosecond standard-cells based adder., , and . ICECS, page 296-299. IEEE, (2003)Design and Implementation of a 90nm Low bit-rate Image Compression Core., , , , and . DSD, page 383-389. IEEE Computer Society, (2007)A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals., , , and . Microprocessors and Microsystems - Embedded Hardware Design, 32 (8): 437-446 (2008)A matrix product accelerator for field programmable systems on chip., , , and . Microprocessors and Microsystems - Embedded Hardware Design, 32 (2): 53-67 (2008)Area- and Power-Reduced Standard-Cell Spanning Tree Adders., , and . ESA/VLSI, page 343-352. CSREA Press, (2004)An efficient hardware-oriented stereo matching algorithm., , , and . Microprocessors and Microsystems - Embedded Hardware Design, (2016)