Author of the publication

Performance Improvement of Physical Retiming with Shortcut Insertion.

, , , and . ISVLSI, page 215-220. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zamani, Morteza Saheb
add a person with the name Zamani, Morteza Saheb
 

Other publications of authors with the same name

Synthesis of reversible circuits using a moving forward strategy., , and . IEICE Electronic Express, 5 (17): 638-643 (2008)Performance Improvement of Physical Retiming with Shortcut Insertion., , , and . ISVLSI, page 215-220. IEEE Computer Society, (2008)Evaluation, prediction and reduction of routing congestion., , and . Microelectronics Journal, 38 (8-9): 942-958 (2007)A cycle-based synthesis algorithm for reversible logic., , , and . ASP-DAC, page 745-750. IEEE, (2009)A graph-based approach to analyze flux-balanced pathways in metabolic networks., , , and . Biosystems, (2018)Reduction of process variation effect on FPGAs using multiple configurations., , , and . VLSI-SoC, page 85-90. IEEE, (2010)Cellular Learning Automata based Evolutionary Computing (CLA-EC) for Intrinsic Hardware Evolution., , , , and . Evolvable Hardware, page 294-297. IEEE Computer Society, (2005)VMAP: A Variation Map-Aware Placement Algorithm for Leakage Power Reduction in FPGAs., , and . DSD, page 81-87. IEEE Computer Society, (2011)Depth-Optimized Reversible Circuit Synthesis., , , and . CoRR, (2012)Geometry-Based Optimization of One-Way Quantum Computation Measurement Patterns., , , and . CoRR, (2017)