PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Izu, Cruz"

Author of the publication

copydeleteadd this publication to your clipboard
The Adaptive Bubble Router.

, , , , , and . J. Parallel Distrib. Comput., 61 (9): 1180-1208 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Tiago Cruz University of Stuttgart

 

Other publications of authors with the same name

Parallel simulation of message routing networks., , , and . PDP, page 138-147. IEEE Computer Society, (1995)Dynamic construction of circuits for reactive traffic in homogeneous CMPs., , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Experimental evaluation of Mad Postman bidimensional routing networks., , , and . Microprocessing and Microprogramming, 38 (1-5): 33-41 (1993)On the Ability to Reason About Program Behaviour: A Think-Aloud Study., , and . ITiCSE, page 305-310. ACM, (2017)Developing a Holistic Understanding of Systems and Algorithms through Research Papers., , , , , , and . ITiCSE-WGR, page 86-104. ACM, (2017)Understanding Buffer Management for Cut-Through 1D Rings., and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 908-915. Springer, (2004)Improving parallel system performance by changing the arrangement of the network links., , , , , and . ICS, page 44-53. ACM, (2000)High-performance adaptive routing for networks with arbitrary topology., , , , and . Journal of Systems Architecture, 52 (6): 345-358 (2006)Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors., , , , and . International Journal of Parallel Programming, 34 (3): 193-211 (2006)Analysis and evaluation of message management functions for bidimensional transputer networks., , and . Microprocessors and Microsystems - Embedded Hardware Design, 16 (6): 301-309 (1992)