PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Ryu, Seung-Tak"

Author of the publication

copydeleteadd this publication to your clipboard
An Asynchronous Sampling-Based 128x128 Direct Photon-Counting X-Ray Image Detector with Multi-Energy Discrimination and High Spatial Resolution.

, , , , , , , , , , , , and . J. Solid-State Circuits, 48 (2): 541-558 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Univ. -Prof. Dr. Hidenori Takagi University of Stuttgart

Jens Take University of Stuttgart

Univ. -Prof. Dr. -Ing. Ralf Takors University of Stuttgart

Dr. Gunnar Take University of Stuttgart

 

Other publications of authors with the same name

A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm2., , , , , and . IEEE Trans. VLSI Syst., 24 (2): 794-798 (2016)A Compact-Sized 9-Bit Switched-Current DAC for AMOLED Mobile Display Drivers., , , , , and . IEEE Trans. on Circuits and Systems, 58-II (12): 887-891 (2011)A novel readout IC with high noise immunity for charge-based touch screen panels., , , , , , , , and . CICC, page 1-4. IEEE, (2010)A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs., , , , , and . IEEE Trans. on Circuits and Systems, 63-II (6): 518-522 (2016)A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs., , , and . IEEE Trans. on Circuits and Systems, 65-II (9): 1154-1158 (2018)A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation., , , , and . J. Solid-State Circuits, 50 (10): 2319-2330 (2015)A 9.1-ENOB 6-mW 10-Bit 500-MS/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS., , , , , and . J. Solid-State Circuits, 54 (9): 2532-2542 (2019)A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme., , , and . J. Solid-State Circuits, 53 (9): 2584-2594 (2018)Yield-Ensuring DAC-Embedded Opamp Design Based on Accurate Behavioral Model Development., , , and . IEICE Transactions, 93-C (6): 935-937 (2010)A Fully On-Chip Gm-Opamp-RC Based Preamplifier for Electret Condenser Microphones., , and . IEICE Transactions, 92-C (4): 587-588 (2009)