Author of the publication

At-Speed Testing: A Shared Red Brick between Design and Test.

. IEEE Design & Test of Computers, 20 (5): 1 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

EIC Message: The Neglected Community.. IEEE Design & Test of Computers, 19 (6): 3- (2002)SIESTA: a multi-facet scan design system., , , and . EURO-DAC, page 246-251. IEEE Computer Society Press, (1992)Keynote Talk: The Variability Expeditions: Exploring the Software Stack for Underdesigned Computing Machines.. VLSI Design, page 7-8. IEEE Computer Society, (2012)Utility-aware deferred load balancing in the cloud driven by dynamic pricing of electricity., and . DATE, page 262-265. EDA Consortium San Jose, CA, USA / ACM DL, (2013)BALLAST: a methodology for partial scan design., and . FTCS, page 118-125. IEEE Computer Society, (1989)At-Speed Testing: A Shared Red Brick between Design and Test.. IEEE Design & Test of Computers, 20 (5): 1 (2003)From the EIC: The changing face of IC design and its industry.. IEEE Design & Test of Computers, 20 (6): 1 (2003)From the Editor in Chief: Predictability in Design and Manufacturing.. IEEE Design & Test of Computers, 21 (1): 1- (2004)Switching Characterization of Cascaded Multilevel-Inverter-Controlled Systems., , and . IEEE Trans. Industrial Electronics, 55 (3): 1047-1058 (2008)Time-Domain Analysis of Sampling Effect in DPWM of DC-DC Converters., and . IEEE Trans. Industrial Electronics, 62 (11): 6915-6924 (2015)