PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Noel, Jean-Philippe"

Author of the publication

copydeleteadd this publication to your clipboard
Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces.

, , , , and . DATE, page 1634-1639. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Noel Grad University of Stuttgart

Jun. -Prof. Dr. Philippe Grönquist University of Stuttgart

Jean-Louis Hoslauer University of Stuttgart

Dr. Eric Jean Kervio University of Stuttgart

 

Other publications of authors with the same name

High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques., , , , , , and . IEEE Trans. VLSI Syst., 25 (8): 2296-2306 (2017)Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM., , , , , , , , and . IEEE Trans. VLSI Syst., 26 (12): 2599-2607 (2018)A nonlinear state-space approach to hysteresis identification., , , and . CoRR, (2016)A 460 MHz at 397 mV, 2.6 GHz at 1.3 V, 32 bits VLIW DSP Embedding F MAX Tracking., , , , , , , , , and 7 other author(s). J. Solid-State Circuits, 50 (1): 125-136 (2015)Grey-box state-space identification of nonlinear mechanical vibrations., and . CoRR, (2018)Parameter reduction in nonlinear state-space identification of hysteresis., , , , and . CoRR, (2017)Ultra-wide voltage range designs in fully-depleted silicon-on-insulator FETs., , , , , , , , , and 10 other author(s). DATE, page 613-618. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Smart instruction codes for in-memory computing architectures compatible with standard SRAM interfaces., , , , and . DATE, page 1634-1639. IEEE, (2018)High density emerging resistive memories: What are the limits?, , , , and . LASCAS, page 1-4. IEEE, (2017)Capacitor based SneakPath compensation circuit for transistor-less ReRAM architectures., , , , and . NANOARCH, page 7-12. ACM, (2016)