Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Ohtomo, Yusuke
add a person with the name Ohtomo, Yusuke
 

Other publications of authors with the same name

High sensitivity APD burst-mode receiver for 10Gbit/s TDM-PON system., , , , , , , , and . IEICE Electronic Express, 4 (19): 588-592 (2007)A 25-Gb/s LD driver with area-effective inductor in a 0.18-µm CMOS., , , , and . ASP-DAC, page 105-106. IEEE, (2013)Small and Low-Cost Dual-Rate Optical Triplexer for OLT Transceivers in 10G/1G Co-existing 10G-EPON Systems., , , , , , , , , and 1 other author(s). IEICE Transactions, 96-C (7): 996-1002 (2013)A 10-Gb/s Burst-Mode Clock-and-Data Recovery IC with Frequency-Adjusting Dual Gated VCOs., , , , , , , and . IEICE Transactions, 91-C (6): 903-910 (2008)SE3 Last Mile Access Options: PON/DSL/Cable/Wireless., and . ISSCC, page 144-145. IEEE, (2007)A 10Gb/s burst-mode laser diode driver for burst-by-burst power saving., , , and . ISSCC, page 414-416. IEEE, (2012)A PVT Tolerant STM-16 Clock-and-Data Recovery LSI Using an On-Chip Loop-Gain Variation Compensation Architecture in 0.20-µm CMOS/SOI., , , and . IEICE Transactions, 91-C (4): 655-661 (2008)Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit., , , , , and . ISSCC, page 104-105. IEEE, (2009)A wide range, over 9.6ns, skew compensation LSI for a flexible optical access system., , , and . IEICE Electron. Express, 5 (4): 157-162 (2008)A 1ps-Resolution 2ns-Span 10Gb/s Data-Timing Generator with Spectrum Conversion., , , and . ISSCC, page 456-457. IEEE, (2008)