PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Wei, Shaojun"

Author of the publication

copydeleteadd this publication to your clipboard
Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system.

, , , , , and . SCIENCE CHINA Information Sciences, 57 (8): 1-14 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Yu University of Stuttgart

Dr. rer. nat. Ran Wei University of Stuttgart

Wei Zhang University of Stuttgart

Li-Wei Chen University of Stuttgart

Fiona Jacqueline Weiß University of Stuttgart

 

Other publications of authors with the same name

Energy-efficient stream task scheduling scheme for embedded multimedia applications on multi-issued stream architectures., , , , , and . Journal of Systems Architecture - Embedded Systems Design, 59 (4-5): 187-201 (2013)Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors., , , and . J. Parallel Distrib. Comput., 74 (9): 2818-2830 (2014)Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms., , , and . IEEE Trans. VLSI Syst., 23 (12): 3085-3098 (2015)Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures., , , , and . IEEE Trans. VLSI Syst., 23 (11): 2581-2594 (2015)A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels., , , , and . IEEE Trans. VLSI Syst., 23 (9): 1700-1709 (2015)SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration., , , , , and . IEEE Trans. VLSI Syst., 22 (12): 2635-2648 (2014)SPC: An Approach to Guarantee Performance in Cost Oriented Mapping Algorithm for NoC Architectures., , , , and . NAS, page 187-190. IEEE Computer Society, (2013)A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision., , , , and . J. Solid-State Circuits, 49 (10): 2342-2351 (2014)Affine transformations for communication and reconfiguration optimization of loops on CGRAs., , , and . ISCAS, page 2541-2544. IEEE, (2013)Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor., , , , , , , , and . SCIENCE CHINA Information Sciences, 57 (8): 1-14 (2014)