PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Babu, Hafiz Md. Hasan"

Author of the publication

copydeleteadd this publication to your clipboard
A Fast FPGA-Based BCD Adder.

, , , and . CSSP, 37 (10): 4384-4408 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. -Ing. Hasan Özkan University of Stuttgart

MD Mongur Hossain University of Stuttgart

Md Anik Islam University of Stuttgart

 

Other publications of authors with the same name

Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming., and . VLSI Design, page 238-243. IEEE Computer Society, (2015)Design and Implementation of a Reversible Central Processing Unit., and . ISVLSI, page 187-190. IEEE Computer Society, (2015)A novel approach to perform reversible addition/subtraction operations using deoxyribonucleic acid., , and . ISCAS, page 1828-1831. IEEE, (2014)Efficient Wrapper/TAM Co-Optimization for SOC Using Rectangle Packing, , , , and . CoRR, (2010)An Efficient Design of an FPGA-Based Multiplier Using LUT Merging Theorem., , , , and . ISVLSI, page 116-121. IEEE Computer Society, (2017)A New Approach to Synthesize Multiple-Output Functions Using Reversible Programmable Logic Array., , and . VLSI Design, page 311-316. IEEE Computer Society, (2006)An Efficient Design of a Reversible Barrel Shifter., and . VLSI Design, page 93-98. IEEE Computer Society, (2010)A Heuristic Approach for Design of Easily Testable PLAs Using Pass Transistor Logic., , , and . Asian Test Symposium, page 90-95. IEEE Computer Society, (2003)A Technique for Logic Design of Voltage-Mode Pass Transistor Based Multi-Valued Multiple-Output Logic Circuits., , , and . ISMVL, page 111-116. IEEE Computer Society, (2003)An efficient approach to design a reversible control unit of a processor., , and . SUSCOM, 3 (4): 286-294 (2013)