PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Huang, Xiaoping"

Author of the publication

copydeleteadd this publication to your clipboard
Study on the Modeling Method of Knowledge Base System in Web Environment.

, , , , , , , , , and . IJPRAI, 33 (9): 1959031:1-1959031:15 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jingjing Huang University of Stuttgart

Dr. rer. nat. Shiang-Yu Huang University of Stuttgart

Yanzhe Huang University of Stuttgart

Dr. -Ing. Min Huang University of Stuttgart

Zhenxiang Huang University of Stuttgart

 

Other publications of authors with the same name

Using GIS to Analysis Runoff Change in Land Utilization of Foping, Nature Reserve, Shanxi Province., , and . J. Geographic Information System, 1 (1): 48-52 (2009)Availability-based Task Monitoring and Adaptation Mechanism in Desktop Grid System., , , , , and . GCC, page 444-450. IEEE Computer Society, (2007)A Posture Recognition Method Based on Indoor Positioning Technology., , , , and . Sensors, 19 (6): 1464 (2019)A Highly Efficient Heterogeneous Processor for SAR Imaging., , , , and . Sensors, 19 (15): 3409 (2019)A Novel Architecture to Identify the Microprocessor Chips by Implanting Timing-Fault Execution Unit., and . CSE, page 766-769. IEEE Computer Society, (2013)Concurrent Learning-Based Global Exponential Tracking Control of Uncertain Switched Systems With Mode-Dependent Average Dwell Time., , , and . IEEE Access, (2018)Finite-Time $H_ınfty$ Model Reference Control of SLPV Systems and its Application to Aero-Engines., , and . IEEE Access, (2019)Study on the Modeling Method of Knowledge Base System in Web Environment., , , , , , , , , and . IJPRAI, 33 (9): 1959031:1-1959031:15 (2019)High-performance VLSI multiplier with a new redundant binary coding., , , and . VLSI Signal Processing, 3 (4): 283-291 (1991)Tolerating Memory Latency Using a Hardware-Based Active-Pushing Technique., , , , and . ICESS, page 407-411. IEEE Computer Society, (2009)