Author of the publication

Background digital error correction technique for pipelined analog-digital converters.

, , and . ISCAS (1), page 408-411. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 65 nm CMOS Digital Phase Imager for Time-Resolved Fluorescence Imaging., and . J. Solid-State Circuits, 47 (7): 1731-1742 (2012)Achieving higher dynamic range in flash A/D converters., and . SoCC, page 175-176. IEEE, (2004)A time-mode translinear principle for implementing analog multiplication., and . ISCAS, page 73-76. IEEE, (2014)A PVT independent subthreshold constant-Gm stage for very low frequency applications., and . ISCAS, page 2909-2912. IEEE, (2008)A Time-Mode Translinear Principle for Nonlinear Analog Computation., and . IEEE Trans. on Circuits and Systems, 62-I (9): 2187-2195 (2015)An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications., and . IEEE Trans. on Circuits and Systems, 58-I (5): 921-934 (2011)Experimental results on wideband spectrum sensing using random sampling ADC in 90nm CMOS., , , and . ISCAS, page 1970-1973. IEEE, (2013)A 700Mbit/s CMOS capacitive feedback front-end amplifier with automatic gain control for broadband optical wireless links., , , and . ISCAS, page 185-188. IEEE, (2008)A 60-dB Gain OTA operating at 0.25-V power supply in 130-nm digital CMOS process., and . ISCAS, page 1881-1884. IEEE, (2014)A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process., and . IEEE Trans. VLSI Syst., 23 (5): 926-934 (2015)