PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Patil, Mahesh"

Author of the publication

copydeleteadd this publication to your clipboard
A Practical Implementation of Clustered Fault Tolerant Write Acceleration in a Virtualized Environment.

, , , , , and . FAST, page 287-300. USENIX Association, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Patil, Mahesh
add a person with the name Patil, Mahesh
 

Other publications of authors with the same name

A Practical Implementation of Clustered Fault Tolerant Write Acceleration in a Virtualized Environment., , , , , and . FAST, page 287-300. USENIX Association, (2015)Numerical Evaluation of Iterative Schemes for Drift-diffusion Simulation., , and . VLSI Design, 1998 (1): 337-341 (1998)Water Distribution System Design Using Multi-Objective Genetic Algorithm with External Archive and Local Search., , , and . CoRR, (2019)Using External Archive for Improved Performance in Multi-Objective Optimization.. CoRR, (2018)Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS Designs., , and . ICCTA, page 94-98. IEEE Computer Society, (2007)Parameter extraction for PSP MOSFET model using hierarchical particle swarm optimization., , and . Eng. Appl. of AI, 22 (2): 317-328 (2009)Non-transitive and collusion resistant quorum controlled proxy re-encryption scheme for resource constrained networks., and . J. Inf. Secur. Appl., (2020)Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design framework., , , , , , and . ISQED, page 713-720. IEEE, (2010)Bridging Technology-CAD and Design-CAD for Variability Aware Nano-CMOS Circuits., , and . ISCAS, page 2309-2312. IEEE, (2009)A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit Performance., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 29 (4): 627-631 (2010)