PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kia, Behnam"

Author of the publication

copydeleteadd this publication to your clipboard
Experimental Realization of a Reconfigurable Three Input, One Output Logic Function Based on a Chaotic Circuit.

, , , and . I. J. Bifurcation and Chaos, 20 (3): 715-726 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hananeh Behnam University of Stuttgart

Fabian Kianpour University of Stuttgart

Behnam Askari Lasaki University of Stuttgart

 

Other publications of authors with the same name

Experimental Realization of a Reconfigurable Three Input, One Output Logic Function Based on a Chaotic Circuit., , , and . I. J. Bifurcation and Chaos, 20 (3): 715-726 (2010)Coupling Reduces Noise: Applying Dynamical Coupling to Reduce Local White Additive Noise., , , , and . I. J. Bifurcation and Chaos, (2015)A Simple Nonlinear Circuit Contains an Infinite Number of Functions., , and . IEEE Trans. on Circuits and Systems, 63-II (10): 944-948 (2016)Chaos for Speech Coding and Production., , and . NOLISP, volume 7015 of Lecture Notes in Computer Science, page 270-278. Springer, (2011)Chua Circuit Based Reconfigurable Computing System., and . APCCAS, page 1826-1829. IEEE, (2006)Watch Your Step: Integrating Nonlinear Dynamical Flows by Stepping Through Space and Time., , and . I. J. Bifurcation and Chaos, (2014)Nonlinear dynamics based digital logic and circuits., , and . Front. Comput. Neurosci., (2015)Fault Tolerance and Detection in Chaotic Computers., , , and . I. J. Bifurcation and Chaos, 17 (6): 1955-1968 (2007)Reduction of Additive Colored Noise Using Coupled Dynamics., , , and . I. J. Bifurcation and Chaos, (2016)An Integrated Circuit Design for a Dynamics-Based Reconfigurable Logic Block., , and . IEEE Trans. on Circuits and Systems, 64-II (6): 715-719 (2017)