PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "ya Kobayashi, Shin"

Author of the publication

copydeleteadd this publication to your clipboard
An Impact of Introducing Multi-Level Signals to a Bandpass Cascaded Delta-Sigma Modulator.

, , and . ISMVL, page 61-66. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ji Eun Shin University of Stuttgart

Abhishekkumar Shingala University of Stuttgart

Shuhao Yan University of Stuttgart

Basavesh Yaraguntappa University of Stuttgart

Xiliu Yang University of Stuttgart

 

Other publications of authors with the same name

Reliability of Node Information on Autonomous Load Distribution Method., , , and . Advances in Information Processing and Protection, Springer, (2007)A Consideration of Processor Utilization on Multi-Processor System., , and . Advances in Information Processing and Protection, Springer, (2007)A dynamic element matching circuit for multi-bit delta-sigma modulators., , and . ASP-DAC, page 569-570. IEEE Computer Society, (2004)A hierarchical commitment algorithm for permanent time stamp ordering., , , and . Systems and Computers in Japan, 31 (12): 83-92 (2000)A condition matching algorithm for high-cost rules in production systems: Effectiveness measurements., , , and . Systems and Computers in Japan, 26 (4): 52-63 (1995)Permanent time-stamp ordering mechanism., , , and . Systems and Computers in Japan, 23 (9): 1-10 (1992)Modeling and analyzing advance processing control by extended message-passing., , , and . Systems and Computers in Japan, 23 (6): 1-13 (1992)Addressing Defect Coverage through Generating Test Vectors for Transistor Defects., , , , and . IEICE Transactions, 92-A (12): 3128-3135 (2009)Modifying Test Vectors for Reducing Power Dissipation in CMOS Circuits., , and . DELTA, page 431-433. IEEE Computer Society, (2002)Consideration of Task's Deadline for Scheduling Method with Used Processors Limitation., and . ACS, page 489-498. Springer, (2001)