PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Povoa, Ricardo"

Author of the publication

copydeleteadd this publication to your clipboard
Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks.

, , , , , , , , and . SMACD, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ricardo Reyes Alva University of Stuttgart

Daniel Ricardo Obando Nunez University of Stuttgart

 

Other publications of authors with the same name

Automatic synthesis of RF front-end blocks using multi-objective evolutionary techniques., , , and . Integration, (2016)Current-flow and current-density-aware multi-objective optimization of analog IC placement., , , and . Integration, (2016)Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks., , , , , , , , and . SMACD, page 1-4. IEEE, (2017)Handling the Effects of Variability and Layout Parasitics in the Automatic Synthesis of LNAs., , , , , , , , and . SMACD, page 1-164. IEEE, (2018)Design and application of a CMOS active inductor at Ku band based on a multi-objective optimizer., , , , , , and . Integration, (2016)A new metaheuristc combining gradient models with NSGA-II to enhance analog IC synthesis., , , , and . IEEE Congress on Evolutionary Computation, page 2781-2788. IEEE, (2013)Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners., , , , and . VLSI-SoC, page 19-22. IEEE, (2013)Second-order compensation BGR with low TC and high performance for space applications., , , and . Integration, (2018)Single-Stage Amplifier Biased by Voltage Combiners With Gain and Energy-Efficiency Enhancement., , , , , and . IEEE Trans. on Circuits and Systems, 65-II (3): 266-270 (2018)Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel., , , , and . DATE, page 660-665. IEEE, (2018)