Author of the publication

Low-Area Active-Feedback Low-Noise Amplifier Design in Scaled Digital CMOS.

, , , , and . J. Solid-State Circuits, 43 (11): 2422-2433 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 86 MHz-12 GHz Digital-Intensive PLL for Software-Defined Radios, Using a 6 fJ/Step TDC in 40 nm Digital CMOS., , , , , and . J. Solid-State Circuits, 45 (10): 2116-2129 (2010)A 2-mm2 0.1-5 GHz Software-Defined Radio Receiver in 45-nm Digital CMOS., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 44 (12): 3486-3498 (2009)A 2.4 GHz Low-Power Sixth-Order RF Bandpass ΔΣ Converter in CMOS., , , , , , and . J. Solid-State Circuits, 44 (11): 2873-2880 (2009)A Single-Inductor Dual-Band VCO in a 0.06mm2 5.6GHz Multi-Band Front-End in 90nm Digital CMOS., , , , and . ISSCC, page 324-325. IEEE, (2008)A 5mm2 40nm LP CMOS 0.1-to-3GHz multistandard transceiver., , , , , , , , , and 1 other author(s). ISSCC, page 458-459. IEEE, (2010)SAW-less software-defined radio transceivers in 40nm CMOS., , and . CICC, page 1-8. IEEE, (2011)A standard cell based all-digital Time-to-Digital Converter with reconfigurable resolution and on-line background calibration., , , and . ESSCIRC, page 275-278. IEEE, (2011)A Fully Integrated 7.3 kV HBM ESD-Protected Transformer-Based 4.5-6 GHz CMOS LNA., , , , , and . J. Solid-State Circuits, 44 (2): 344-353 (2009)A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS., , , , and . J. Solid-State Circuits, 43 (12): 2651-2659 (2008)A 5 mm2 40 nm LP CMOS Transceiver for a Software-Defined Radio Platform., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 45 (12): 2794-2806 (2010)