Author of the publication

Accelerating Emulation and Providing Full Chip Observability and Controllability.

, , and . IEEE Design & Test of Computers, 26 (6): 84-94 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An FPGA-based queue management system for high speed networking devices., , , and . Microprocessors and Microsystems, 28 (5-6): 223-236 (2004)Packet Processing acceleration with a 3-stage programmable pipeline engine., , , , and . IEEE Communications Letters, 8 (3): 183-185 (2004)Accelerating ATM: on-line compression of ATM streams.. IPCCC, page 233-239. IEEE, (1999)Performance against cost trade-offs for hardware compression in 10 Gigabit networks., and . ICECS, page 527-530. IEEE, (2003)An FPGA-based parallel processor for Black-Scholes option pricing using finite differences schemes., , and . DATE, page 709-714. IEEE, (2012)A novel embedded system for vision tracking., , and . DATE, page 1-4. European Design and Automation Association, (2014)High-End Reconfigurable Systems for Fast Windows' Password Cracking., , and . FCCM, page 287-290. IEEE Computer Society, (2009)Hardware Implementation of 2-Opt Local Search Algorithm for the Traveling Salesman Problem., , and . IEEE International Workshop on Rapid System Prototyping, page 41-47. IEEE Computer Society, (2007)A Memory-Efficient Reconfigurable Aho-Corasick FSM Implementation for Intrusion Detection Systems., , and . ICSAMOS, page 186-193. IEEE, (2007)Parallelizing bioinformatics and security applications on a low-cost multi-core system., , and . AICCSA, page 1-4. IEEE Computer Society, (2013)