PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Glesner, Manfred"

Author of the publication

copydeleteadd this publication to your clipboard
A scalable reconfiguration mechanism for fast dynamic reconfiguration.

, , and . FPT, page 145-152. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Manfred Bischoff

Univ. -Prof. Dr. -Ing. Manfred Bischoff University of Stuttgart

Prof. Dr. -Ing. Manfred Piesche University of Stuttgart

Manfred Ehresmann University of Stuttgart

Univ. -Prof. Dr. -Ing. Manfred Berroth University of Stuttgart

 

Other publications of authors with the same name

A Design Methodology for the Conceptual Design of Application Specific Digital Processors in Mechatronic Systems., , and . HICSS (1), page 78-86. IEEE Computer Society, (1994)A low power sinusoidal clock., and . ISCAS (4), page 108-111. IEEE, (2001)Compact image compression using simplicial and ART neural systems with mixed signal implementations., , and . ISCAS (5), page 689-692. IEEE, (2003)Design of an efficient OFDM burst synchronization scheme., , and . ISCAS (3), page 449-452. IEEE, (2002)Energy efficient MPSoC on-chip communication bus synthesis using voltage scaling technique., and . ISCAS, IEEE, (2006)Automatic generation of a fuzzy classification system using fuzzy clustering methods., and . SAC, page 180-183. ACM, (1994)A New Approach for Designing Fault-Tolerant Array Processors., and . Fault-Tolerant Computing Systems, volume 283 of Informatik-Fachberichte, page 324-331. Springer, (1991)A Parallel Dynamically Reconfigurable Architecture Designed for Flexible Application-Tailored Hardware/Software Systems in Future Mobile Communication., and . The Journal of Supercomputing, 19 (1): 105-127 (2001)A high-level compact pattern-dependent delay model for high-speed point-to-point interconnects., , , and . ICCAD, page 323-328. ACM, (2006)Parallel Hardware Compilation in Complex Hardware/Software Systems based on High-Level Code Transformations., , , and . ARCS, page 143-154. VDE Verlag, (1999)