Author of the publication

Exploiting static and dynamic locality of timing errors in robust L1 cache design.

, , and . ISQED, page 9-15. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analysis and mitigation of BTI aging in register file: An application driven approach., and . Microelectronics Reliability, 53 (1): 105-113 (2013)Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm., , , and . IEEE Trans. VLSI Syst., 23 (2): 369-373 (2015)Exploiting dynamic micro-architecture usage in gate sizing., and . Microprocessors and Microsystems - Embedded Hardware Design, 35 (4): 417-425 (2011)PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms., , , and . DATE, page 1461-1464. IEEE, (2016)Energy Efficient Network-on-Chip Architectures for Many-Core Near-Threshold Computing System., , , and . J. Low Power Electronics, 15 (2): 115-128 (2019)Trident: A comprehensive timing error resilient technique against choke points at NTC., , and . DATE, page 355-360. IEEE, (2018)Tackling QoS-induced aging in exascale systems through agile path selection., , , and . CODES+ISSS, page 16:1-16:10. ACM, (2014)Towards graceful aging degradation in NoCs through an adaptive routing algorithm., , and . DAC, page 382-391. ACM, (2012)DMR3D: dynamic memory relocation in 3D multicore systems., , and . DAC, page 157:1-157:9. ACM, (2013)Fort-NoCs: Mitigating the Threat of a Compromised NoC., , and . DAC, page 158:1-158:6. ACM, (2014)