Author of the publication

A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter.

, , and . IEICE Transactions, 90-C (6): 1311-1314 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Matsuzawa, Akira
add a person with the name Matsuzawa, Akira
 

Other publications of authors with the same name

Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product., , , and . IEEE Trans. VLSI Syst., 23 (8): 1518-1527 (2015)A 14.3% PAE parallel class-A and AB 60GHz CMOS PA., , , and . IEICE Electronic Express, 8 (13): 1071-1074 (2011)The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time., and . IEICE Transactions, 90-C (6): 1165-1171 (2007)A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter., , and . IEICE Transactions, 90-C (6): 1311-1314 (2007)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , and . IEICE Transactions, 91-C (6): 854-861 (2008)Analog IC Technologies for Future Wireless Systems.. IEICE Transactions, 89-C (4): 446-454 (2006)A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator., , , , , and . J. Solid-State Circuits, 45 (4): 697-706 (2010)19.5 An HCI-healing 60GHz CMOS transceiver., , , , , , , , , and 6 other author(s). ISSCC, page 1-3. IEEE, (2015)A CMOS Smart Image Sensor LSI for Focal-Plane Compression., , , , , , , and . ASP-DAC, page 339-340. IEEE, (1998)Radio receiver front-end using time-based all-digital ADC (TAD)., , , , , , , , , and 3 other author(s). ICECS, page 471-473. IEEE, (2014)